Docket No.: 50090-332

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Hisaya MORI, et al.

Serial No.: 09/927,368

Group Art Unit: 2829

Filed: August 13, 2001

Examiner: Chan, Emily T.

For:

APPARATUS AND METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT

THE COMMISSIONER FOR PATENTS AND TRADEMARKS Washington, DC 20231

Dear Sir:

Transmitted herewith is an Amendment in the above identified application.

No additional fee is required.

Applicant is entitled to small entity status under 37 CFR 1.27

Also attached:

The fee has been calculated as shown below:

	NO. OF CLAIMS	HIGHEST PREVIOUSLY PAID FOR	EXTRA CLAIMS	RATE	FEE
Total Claims	11	20	0	\$18.00 -	\$0.00
Independent Claims	2	3	0	\$84.00 =	\$0.00
7 - 1		Multiple claims newly presented			\$0.00
		Fee for extension of time		\$0.00	
					\$0.00
		Total of Above Calculations		\$0.00	

Please charge my Deposit Account No. <u>500417</u> in the amount of \$0.00. An additional copy of this transmittal sheet is submitted herewith.

The Commissioner is hereby authorized to charge payment of any fees associated with this communication or credit any overpayment, to Deposit Account No. 500417, including any filing fees under 37 CFR 1.16 for presentation of extra claims and any patent application processing fees under 37 CFR 1.17.

Respectfully submitted,

McDERMOTT, WILL & EMERY

B. Y. Mathis

Registration No. 44,907

600 13th Street, N.W.

Washington, DC 20005-3096 (202) 756-8000 BYM:jdj

Facsimile: (202) 756-8087 **Date: February 6, 2003**

Oocket No.: 50090-332

Q.13.03

PATENT MOOR

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Hisaya MORI, et al.

Serial No.: 09/927,368

Filed: August 13, 2001

For:

Control Contro APPARATUS AND METHOD FOR TESTING SEMICONDUCTOR INTEGRATED

Group Art Unit: 2829

Examiner: Emily Y. CHAN

CIRCUIT

AMENDMENT

Commissioner for Patents Washington, DC 20231

Sir:

In response to a December 18, 2002 non-final Office Action, please amend the aboveidentified application as follows:

IN THE CLAIMS:

Please cancel claim 6.

Please amend claims 1 and 2 as follows:

1. (Amended) An apparatus for testing a semiconductor integrated circuit, comprising:

a test circuit board constructed so as to exchange a signal with a semiconductor integrated circuit under test, the semiconductor integrated circuit including an analog-to-digital converter circuit for converting an analog signal to a digital signal or a digital-to-analog converter circuit for converting a digital signal to an analog signal;

a test ancillary device disposed in the vicinity of the test circuit board, the test ancillary